A Hybrid DRAM/SRAM Design for Fast Packet Buffers

Workshops 2004