Publications

Export results as:

Showing 4571 - 4580 results of 5682

2010

Detailed load balance analysis of large scale parallel applications

K. Huck, and J. Labarta
Guided Performance Analysis Combining Profile and Trace Tools

J. Giménez, J. Labarta, X. F. Pegenaute, W. Hui-Fang, D. Klepacki, I-H. Chung, G. Cong, F. Voigtlaender, and B. Moht
On-line Detection of Large-scale Parallel Application's Structure

24th IEEE International Parallel and Distributed Processing Symposium (IPDPS'2010)

G. Llort, J. González, H. Servat, J. Giménez, and J. Labarta
Can Manycores Support the Memory Requirements of Scientific Applications?

Workshop on Applications for Multi and Many Core Processors (A4MMC)

M. Pavlovic, Y. Etsion, and A. Ramirez
Task Superscalar: Using Processors as Functional Units

USENIX Workshop on Hot Topics In Parallelism (HotPar)

Y. Etsion, A. Ramirez, R. M. Badia, E. Ayguade, J. Labarta, and M. Valero
Interleaving Granularity on High Bandwidth Memory Architecture for CMPs

Intl. Conf. on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS X)

F. Cabarcas, A. Rico, Y. Etsion, and A. Ramirez
Task Superscalar: An Out-of-Order Task Pipeline

IEEE/ACM Intl. Symp. on Microarchitecture (MICRO-43)

Y. Etsion, F. Cabarcas, A. Rico, A. Ramirez, R. M. Badia, E. Ayguade, J. Labarta, and M. Valero
Scalability Analysis of Progressive Alignment in a Multicore

International Workshop on Multi-Core Computing Systems (MuCoCoS 2010)

S. Isaza, F. Sánchez, G. N. Gaydadjiev, A. Ramirez, and M. Valero
Buffer sizing for self-timed stream programs on heterogeneous distributed memory multiprocessors

International conference on High-Performance Embedded Architectures and Compilers (HiPEAC) 2010

P. Carpenter, A. Ramirez, and E. Ayguade
DMA++: On the Fly Data Realignment for On-Chip Memories

16th IEEE International Symposium on High-Performance Computer Architecture

N. Vujic, M. González, E. Ayguade, X. Martorell, A. Ramirez, and F. Cabarcas

Pages