Computer Architecture and Codesign

  • COTS multicore real-time systems

    We develop new methods to derive reliable Worst-Case Execution Time (WCET) bounds for programs running in Commercial-off-the-shelf (COTS) multicore processors with unknown interference in the access to hardware shared resources.

    Read More

  • Dependable and power-efficient real-time systems

    We propose several methodologies, techniques, and tools to help with the development of reliable and power-efficient real-time systems. Our designs are done in compliance with the safety-critical standards applicable in the corresponding domain (e.g. ISO26262 for automotive).

    Read More

  • Hardware Support for Big Data

    Big data workloads requires hardware acceleration through heterogeneous computing systems. The group will focus in developing new hardware architectures specialized for big data workloads.

    Read More

  • Improving Virtual Memory

    Virtual memory provides many important benefits by introducing an indirection level between the virtual address space that the process sees and the physical memory that the operating system manages. However, virtual memory introduces high overheads that we seek to reduce in this project. 

    Read More

  • Memory hierarchy for GPU acceleration

    Heterogeneous architectures have become the norm in the field of High Performance Computing. Many of such systems combine Graphics Processing Units (GPUs) and traditional multi-core processors to achieve many Teraflops of computational power.

    Read More

  • Memory systems for HPC

    Next-generation HPC memory systems face many challenges — the memory has to provide higher performance with a limited power budget, while reaching the reliability limits. To address these challenges we work on the confluence on the advanced memory technologies and the HPC memory requirements.

    Read More

  • Microserver architectures and system software

    With the end of Moore's Law, hardware architectures are becoming increasingly complex.  We research low-level software mechanisms at the boundary between system architecture and system software to mitigate this complexity.

    Read More

  • Mobile and embedded-based HPC

    As mobile technology is highly integrated, cheap and energy efficient, we explore how to reduce space, costs and power use by using mobile embedded technology in HPC. We deploy clusters of ARM-based SoCs equipped with a functional HPC software stack exploring innovative architectures.

    Read More

  • Preemptive multiprogramming on GPUs

    Architectural support for better GPU integration with the operating system - we are developing a simulation infrastructure to enable us to move toward implement "preemptible faults" in Streaming Multiprocessors.

    Read More

  • Resilient architecture and runtimes

    Reliability is becoming a first-class system design criteria in addition to performance and power. Hardware solutions by themselves will not be sufficient to mitigate the future error rates. The group investigates how to "marry" innovative hardware and software ideas for resilience.

    Read More

  • Runtime aware architectures

    Riding on Moore's Law (RoMoL) is a 5-year project funded by an ERC Advanced Grant awarded to Prof. Mateo Valero. RoMoL involves research in microarchitecture, runtime systems, compilers and programming languages.

    Read More