Publications

Export results as:

Showing 321 - 330 results of 475

2006

A First Glance at the Implementation of Precise Recoveries in Out-of-order Commit Processors

I. González, O. J. Santana, A. Pajuelo, and M. Valero
Looking for novel ways to obtain fair measurements in multithreaded architectures

J. Vera, F. Cazorla, A. Pajuelo, O. J. Santana, E. Fernández, and M. Valero
Analysis of multithreading capabilities of current high-performance processors

K. Kedzierski, F. Cazorla, and M. Valero
Improving EDF for SMT processors

C. Boneti, F. Cazorla, and M. Valero
Implementando recuperaciones precisas en procesadores con consolidación fuera de orden

I. González, O. J. Santana, A. Pajuelo, and M. Valero
Microarchitectural Support for Speculative Register Renaming

J. J. Alastruey, T. Monreal, V. Viñals, and M. Valero
Kilo-instruction Processors, Runahead and Prefetching

T. Ramírez, M. Pajuelo, O. J. Santana, and M. Valero
Speculative Early Register Release

J. J. Alastruey, T. Monreal, V. Viñals, and M. Valero
Branch Predictor Guided Instruction Decoding

IEEE Intl. Conference on Parallel Architectures and Compiler Techniques (PACT-2006)

O. J. Santana, A. Falcón, A. Ramirez, and M. Valero
Fast Speculative Address generation and Way Caching for Reducing L1 data Cache Energy

B. Slamat, D. Nicolaescu, A. Veidenbaum, and M. Valero

Pages