Publications

Export results as:

Showing 3411 - 3420 results of 5764

2014

PVMC: Programmable Vector Memory Controller

IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2014)

T. Hussain, O. Palomar, O. Unsal, A. Cristal, E. Ayguade, and M. Valero
Advanced Pattern based Memory Controller for FPGA based HPC Applications

International Conference on High Performance Computing {&} Simulation, HPCS 2014

T. Hussain, O. Palomar, O. Unsal, A. Cristal, E. Ayguade, and M. Valero
MAPC. Memory Access Pattern based Controller

24th International Conference on Field Programmable Logic and Applications (FPL), 2014

T. Hussain, O. Palomar, O. Unsal, A. Cristal, E. Ayguade, and M. Valero
A Case Study of Hybrid Dataflow and Shared-memory Programming Models: Dependency-based Parallel Game Engine

26th International Symposium on Computer Architecture and High Performance Computing, SBAC-PAD 2014

V. Gajinov, I. Eric, S. Stojanovic, V. Milutinovic, O. Unsal, E. Ayguade, and A. Cristal
DaSH: A Benchmark for Hybrid Dataflow and Shared Memory Programming Models

ACM International Conference on Computing Frontiers

V. Gajinov, I. Eric, S. Stipic, O. Unsal, E. Ayguade, and A. Cristal
Analyzing performance improvements and energy savings in Infiniband Architecture using network compression

International Symposium on Computer Architecture and High Performance Computing

B. Dickov, M. Pericas, P. Carpenter, N. Navarro, and E. Ayguade
EUROSERVER: Energy Efficient Node for European Micro-servers

17th Euromicro Conference on Digital System Design

Y. Durand, P. Carpenter, S. Adami, A. Bilas, J. Duato, A. Farcy, G. Gaydadjiev, J. Goodacre, M. Katevenis, M. Marazakis, E. Matus, and I. Mavroidis
Adaptive Runtime-Assisted Block Prefetching on Chip-Multiprocessors

Third International Workshop On-chip memory hierarchies and interconnects: organization, management and implementation

V. Garcia, A. Rico, C. Villavieja, P. Carpenter, N. Navarro, and A. Ramirez
Evaluating Execution Time Predictability of Task-Based Programs

7th International Workshop on Multi-/Many-Core Computing Systems

T. Grass, A. Rico, M. Casas, M. Moreto, and A. Ramirez
Task Sampling: Computer Architecture Simulation in the Many-Core Era

Advanced Computer Architecture and Compilation for for High-Performance and Embedded Systems

T. Grass, A. Rico, M. Casas, M. Moreto, and A. Ramirez

Pages