Publications

Export results as:

Showing 5651 - 5660 results of 5765

2003

Performance Modeling of HPC Applications

A. Snavely, X. Gao, C. Lee, L. Carrington, N. Wolter, J. Labarta, J. Giménez, and P. Jones
Performance Prediction in a Grid Environment

R. M. Badia, F. Escalé, E. Gabriel, J. Giménez, R. Keller, J. Labarta, and M. S. Müller
Deriving analytical models from a limited number of runs

R. M. Badia, G. Rodríguez, and J. Labarta
Performance Analysis of Multilevel Parallel Applications on Shared Memory Architectures

G. Jost, H. Jin, J. Labarta, J. Giménez, and J. J. Caubet
Dimemas: Predicting MPI applications behaviour in Grid environments

R. M. Badia, J. Labarta, J. Giménez, and F. Escalé
Tolerating branch predictor latency on SMT

5th International Symposium on High Performance Computing (ISHPC-V)

A. Falcón, O. J. Santana, A. Ramirez, and M. Valero
An Analysis of Dynamic Instruction Streams

XIV Jornadas de Paralelismo

O. J. Santana, M. Galluzzi, A. Ramirez, and M. Valero
Latency Tolerant Branch Predictors

2003 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'03)

O. J. Santana, A. Ramirez, and M. Valero
Improving Memory Latency Aware Fetch Policies for SMT Processors

5th International Symposium on High Performance Computing (ISHPC-V)

F. Cazorla, E. Fernández, A. Ramirez, and M. Valero
CDE: A Compiler-driven, Dependence-Centric, Eager-executing Architecture for the Billion Transistors Era

Workshop on Complexity-Effective Design (WCED 2003)

C. Acosta, S. Vajapeyam, A. Ramirez, and M. Valero

Pages