

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and Solutions

Pedro Javier García García Jesús Escudero-Sahuquillo Francisco J. Quiles Universidad de Castilla-La Mancha (UCLM) SPAIN



Universtitat Politècnica de València (UPV) SPAIN

September 12th, Barcelona, SPAIN



Outline

Introduction

- Topologies: Scalability, Routing and Fault-Tolerance
- Power Efficiency
- Congestion Awareness
- Conclusions



What does the Exascale challenge consist in?

	2010	2018	Factor Change
System peak	2 Pf/s	1 Ef/s	500
Power	6 MW	20 MW	3
System Memory	0.3 PB	10 PB	33
Node Performance	0.125 Gf/s	10 Tf/s	80
Node Memory BW	25 GB/s	400 GB/s	16
Node Concurrency	12 cpus	1,000 cpus	83
Interconnect BW	1.5 GB/s	50 GB/s	33
System Size (nodes)	20 K nodes	1 M nodes	50
Total Concurrency	225 K	1 B	4,444
Storage	15 PB	300 PB	20
Input/Output bandwidth	0.2 TB/s	20 TB/s	100

The Opportunities and Challenges of Exascale Computing. Summary Report of the Advanced Scientific Computing Advisory Committee (ASCAC) Subcommittee. U.S. Department of Energy, Fall 2010

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Current situation

- Breakdown of Moore's Law and Dennard Scaling: Transistors may become smaller but power density is no longer constant but increases, so no way for "ever faster chips"
- Current multicore processors on the way to achieve **more computing power** and **less power consumption**
 - Current <u>ARM</u> products offer a good performance/watt ratio
 - Expected Intel, AMD or NVIDIA power-efficient solutions
- Accelerators can help to increase performance in heterogeneous systems while keeping power consumption



Current Green500 list

Green500 Rank	MFLOPS/W	Site*	Site* Computer*	
1	3,208.83	CINECA	Eurora - Eurotech Aurora HPC 10-20, Xeon E5- 2687W 8C 3.100GHz, Infiniband QDR, NVIDIA K20	30.70
2	3,179.88	Selex Est	Aurora Tigon - Eurotech Aurora HPC 10-20, Xeon E5- 2687W 8C 3.100GHz, Infiniband QDR, NVIDIA K20	31.02
3	2,449.57	National Institute for the seal Sciences/University of Te		
4	2,351.10	King Abdulaziz City	Xeon E5- irePro	179.15
5	2,299.15	IBM Thomas J. Wa 1 ExaFL	OP = 311 MW	82.19
6	2,299.15	DOE/SC/Argonne I	0GHz,	82.19
7	2,299.15	Ecole Polytechnique Federale de Lausanne	CADMOS BG/Q - BlueGene/Q, Power BQC 16C 1.600GHz, Custom Interconnect	
8	2,299.15	Interdisciplinary Centre for Mathematical and Computational Modelling, University of Warsaw		
9	2,299.15	DOE/SC/Argonne National Laboratory	National Laboratory Vesta - BlueGene/Q, Power BQC 16C 1.60GHz, Custom	
10	2,299.15	University of Rochester	BlueGene/Q, Power BQC 16C 1.60GHz, Custom	

Performance data obtained from publicly available sources including TOP500

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Current TOP500 list

Rank	Site	System	Cores	Rmax (TFlop/s)	Rpeak (TFlop/s)	Power (kW)
€	National University of Defense Technology China	Tianhe-2 (MilkyWay-2) - TH-IVB-FEP Cluster, Intel Xeon E5-2692 12C 2.200GHz, TH Express-2, Intel Xeon Phi 31S1P	3,120,000	33,862.7	54,902.4	17,808
2	DOE/SC/Oak Ridge National Laboratory United States	NUDT Stay XK7 , Opteron 6274 16C 2.200GHz, Cray Gen Dect, NVIDIA K20x Cray Inc.	560,640	17,590.0	27,112.5	8,209
3	DOE/NNSA/LLNL United States	Sequoia - Blue PQC 16C 1.60 GHz, Custom IBM	1,572,864	17,173.2	20,132.7	7,890
4	RIKEN Advanced Institute for Computational Science (AICS) Japan	K corTianhe – 1st TFujits55 PFLOPS (peak)				12,660
5	DOE/SC/Argonne National Laboratory United States	Mira - BideGenera, Power Bac Toc T.ouGriz, custom IBM	700,432	0,500.0	10,066.3	3,945
6	Texas Advanced Computing Center/Univ. of Texas United States	Stampede - PowerEdge C8220, Xeon E5-2680 8C 2.700GHz, Infiniband FDR, Intel Xeon Phi SE10P Dell	462,462	5,168.1	8,520.1	4,510

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and Solutions Pedro Javier García , UCLM (Spain) HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



How to achieve Exascale goals?

- It is still clearly necessary to increase drastically the performance/watt ratio to achieve **Exascale goals**, but **HOW**?
- Most likely approach: Exascale processors are likely to reduce their peak performance to save power, while Exascale systems are likely to require many more processors



Massive paralelism in Exascale systems

	2010	2018	Factor Change
System peak	2 Pf/s	1 Ef/s	500
Power	6 MW	20 MW	3
System Memory	0.3 PB	10 PB	33
Node Performance	0.125 Gf/s	10 Tf/s	80
Node Memory BW	25 GB/s	400 GB/s	16
Node Concurrency	12 cpus	1,000 cpus	83
Interconnect BW	1.5 GB/s	50 GB/s	33
System Size (nodes)	20 K nodes	1 M nodes	50
Total Concurrency	225 K	1 B	4,444
Storage	15 PB	300 PB	20
Input/Output bandwidth	0.2 TB/s	20 TB/s	100

The Opportunities and Challenges of Exascale Computing. Summary Report of the Advanced Scientific Computing Advisory Committee (ASCAC) Subcommittee. U.S. Department of Energy, Fall 2010

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



How to achieve Exascale goals?

- It is still clearly necessary to increase drastically the performance/watt ratio to achieve **Exascale goals**, but **HOW**?
- Most likely approach: Exascale processors are likely to reduce their peak performance to save power, while Exascale systems are likely to require many more processors
- Consequently, interconnection networks able to connect a huge number of nodes and processors are likely to be required in future Exascale systems
- However, designing interconnection networks suitable to Exascale systems is not obvious



Interconnection Networks in the Exascale challenge

	2010	2018	Factor Change
System peak	2 Pf/s	1 Ef/s	500
Power	6 MW	20 MW	3
System Memory	0.3 PB	10 PB	33
Node Performance	0.125 Gf/s	10 Tf/s	80
Node Memory BW	25 GB/s	400 GB/s	16
Node Concurrency	12 cpus	1,000 cpus	83
Interconnect BW	1.5 GB/s	50 GB/s	33
System Size (nodes)	20 K nodes	1 M nodes	50
Total Concurrency	225 K	1 B	4,444
Storage	15 PB	300 PB	20
Input/Output bandwidth	0.2 TB/s	20 TB/s	100


The Opportunities and Challenges of Exascale Computing. Summary Report of the Advanced Scientific Computing Advisory Committee (ASCAC) Subcommittee. U.S. Department of Energy, Fall 2010

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Power Consumption in Interconnection Networks

- Power consumption fraction of the interconnection network near 35% of total
- Most of the network power consumption is devoted to the links
- Depending on the application, the power consumption can be significantly affected




The Opportunities and Challenges of Exascale Computing. Summary Report of the Advanced Scientific Computing Advisory Committee (ASCAC) Subcommittee. U.S. Department of Energy, Fall 2010

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Challenges in Exascale Interconnection Networks



They must not be considered separately, since they are closely related

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Outline

- Introduction
- Topologies: Scalability, Routing and Fault-Tolerance
- Power Efficiency
- Congestion Awareness
- Conclusions



Topologies

Scaling to 1M endnodes


- Main objectives:
 - High connectivity
 - Low latency and high throughput
 - Reducing cost and power consumption
- <u>Design trends</u>:
 - Reducing **network diameter** (reaching more nodes in fewer hops)
 - Optimizing the **number of components** (no overdimension)
 - Cost-efficient routing algorithms
 - Increasing path diversity

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN





- Network Latency is related to network diameter
- **Routing algorithms**: DOR, Oblivious, Adaptive, etc. Most of them impose routing restrictions to avoid **deadlocks**
- **High number of dimensions** increase the switch/routing complexity




High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN


Powered by:

Topologies

Indirect Networks

- Fat-Trees are widely used in real systems
- High effective bandwidth
- **Cost-efficient routing algorithms** (e.g. DESTRO / D-mod-K)
- **Tradeoff**: high-radix switches (fewer switches but more complex) versus low-radix switches (more switches, simplicity, high cost)
- Network diameter depends on the number of stages





High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Routing

Efficient Deterministic Routing Algorithms for Indirect Networks

- Tailored to specific network topologies
- Balance the destinations among the different paths
- Offer the **same performance** as do **adaptive routing** while they require **fewer resources** to be implemented
- They **solve** packet **out-of-order delivery** problems
- Can be recalculated if some faults appear in the network


[1] Crispín Gómez Requena, Francisco Gilabert Villamón, María Engracia Gómez, Pedro López, José Duato: **Deterministic versus Adaptive Routing in Fat-Trees**. IPDPS 2007: 1-8

[2] Eitan Zahavi, Greg Johnson, Darren J. Kerbyson, Michael Lang: **Optimized InfiniBandTM fat-tree routing for shift all-to-all communication patterns.** Concurrency and Computation: Practice and Experience 22(2): 217-231 (2010)

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Routing Example of Efficient Routing: DESTRO in a k-ary n-tree



High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Topologies Direct vs Indirect

Limitations of the **classic topologies** in large networks


- Direct networks:
 - -Cheap: fewer switches and links
 - -Lower performance
 - -Higher average length of paths
- Indirect networks:
 - -Expensive: many switches and links
 - -Higher performance
 - -Lower average length of paths



Topologies

Hierarchical Networks

- Most prominent example are **Dragonflies**
- Hierarchical network (3-levels): switch, group and system
- Global links are significantly long
- Network diameter reduction
- High number of links makes them **expensive**




High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

Powered by:

Topologies

Hybrid Networks (KNS)


- Designed for large networks
- Based on **direct** and indirect topologies
- Reduces the diameter, number of switches and links
- High path diversity, which allows a high level of fault-tolerance
- Low latency, highthroughput and lower **cost** than indirect networks
- Hybrid-DOR routing



S₀

S.

S



S


S₆

Topologies KNS hybrid topology

 Nodes are organized orthogonally, in several dimensions, like in direct networks:


-Routers

- Dimensions are connected by means of indirect networks:
 - -Crossbar, Fat-tree, ...
- Defined using three parameters: K, N and S





Routing Example of Hybrid-DOR in a KNS hybrid topology



Roberto Peñaranda, Crispín Gómez Requena, María Engracia Gómez, Pedro López, José Duato: **A New Family of Hybrid Topologies for Large-Scale Interconnection Networks**. NCA 2012: 220-227

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

24 Powered by:

Topologies KNS hybrid topology

- KNS is **superior** to existing topologies because:
 - It provides switching capabilities at both switches and network interfaces, and not only at switches (like indirect networks) or at network interfaces (like direct networks).
 - It provides a large number of alternative paths, all of them having the same length, unlike other topologies with high connectivity (e.g. the flattened butterfly provides many alternative paths longer than the minimal one).
 - It directly benefits from the best routing techniques for orthogonal direct networks and for fat trees, requiring neither hierarchical nor non-minimal routing algorithms for achieving a high path diversity.

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Topologies KNS hybrid topology

- KNS summary:
 - -A huge number of nodes may be connected efficiently
 - Higher performance and lower cost than other topologies (e.g.
 Flattened Butterflies)
 - -Small network diameter
 - -High scalability
- **Open issues to be solved** by current infrastructure:
 - Is current technology able to implement the router features?
 (even for 3D, 4D KNS networks)
 - -Fault tolerance and power efficiency

Congestion management

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Topologies and Scalability

Fault Tolerance

- Hybrid topologies offer a high number of **alternative paths**, thus easing fault tolerance
- **Current techniques** (DFSSSP, LASH) could be applied to hybrid topologies with minimal cost
- Considering the huge number of nodes and cores in Exascale systems, fault tolerance may become a mandatory issue



Outline

- Introduction
- Topologies: Scalability, Routing and Fault-Tolerance
- Power Efficiency
- Congestion Awareness
- Conclusions



Motivation


- High **cost of the power consumption bill** for large HPC systems: power and cooling
- The **interconnection network power consumption fraction** is about 20% of the total idle power, increasing an additional 20% when simple benchmarks are used [1]
- Some **advances in power consumption for CPUs** and/or memories, but there is a gap to cover in interconnects
- Power Efficiency in HPC interconnect is still a **challenge**:
 - Idle networks have a high power consumption
 - **Hw/Sw infrastructure** must offer power efficiency

[1] Torsten Hoefler**: Software and Hardware Techniques for Power-Efficient HPC Networking**. Computing in Science and Engineering 12(6): 30-37 (2010)



Energy consumption

- Most of the interconnects energy spent by the **links**
- Number and length of the links is important
- **Contention** increases the power consumption
- Current solutions:
 - Hardware
 - Software



Powered by:

30

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

Software solutions

- Proactive solutions:
 - Schedule the traffic so that hot-spots are minimized
 - Maintain the network with low utilization
- **Problems of software solutions:**
 - Medium term technologies **increase the link speed**
 - Exascale topologies make the traffic scheduling very complex
 - Even at low network utilization, the idle power consumed by the links is significant



Hardware solutions

- Dynamic Voltage Scaling (DVS)
 - Adds complexity
 - Introduces delay overhead
- Turn off the links completely:
 - Requires a fault-tolerant routing algorithm
 - Path diversity is also required
 - Adds complexity
 - Slow reaction to traffic bursts



Hardware solutions

- If ports are connected to aggregated parallel links (i.e. 4x, 8x...): Turning on and off dynamically individual links of the same port (w/o disabling it completely):
 - Connectivity is not affected
 - The routing algorithm is preserved
- <u>Common problems of hardware solutions</u>:
 - **Slow reaction** when traffic bursts appear
 - -Traffic bursts may **lead the system to congestion**

Marina Alonso, Salvador Coll, Juan-Miguel Martinez, Vicente Santoja, Pedro López and José Duato. **Power Saving in regular interconnection networks**. Journal on Parallel Computing. December 2010



Outline


- Introduction
- Topologies: Scalability, Routing and Fault-Tolerance
- Power Efficiency
- Congestion Awareness
- Conclusions

Congestion Awareness

Why is congestion management necessary?

- Exascale networks: around one million of endnodes
- Cost and power consumption constraints lead to use the minimum number of components, thus working close to the saturation zone and increasing congestion probability
- **Power efficiency** policies react slowly to traffic bursts






Injected traffic

Powered by:

Congestion-Derived Problems


Low-Order Head-of-Line (HoL) Blocking



High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

Congestion-Derived Problems


High-Order Head-of-Line (HoL) Blocking



High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

Congestion-Derived Problems


High-Order Head-of-Line (HoL) Blocking



High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

Congestion-Derived Problems

Buffer Hogging / Intra-VL hogging




Kenji Yoshigoe: Threshold-based Exhaustive Round-Robin for the CICQ Switch with Virtual Crosspoint Queues. ICC 2007: 6325-6329

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

Congestion-Derived Problems

Buffer Hogging / Intra-VL hogging



Kenji Yoshigoe: Threshold-based Exhaustive Round-Robin for the CICQ Switch with Virtual Crosspoint Queues. ICC 2007: 6325-6329

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN


How can congestion be managed?

- Different approaches to congestion management:
 - -Packet dropping
 - Proactive techniques
 - -Reactive techniques
 - -HoL-blocking prevention techniques
 - -Hybrid techniques
 - -Related techniques



Reactive congestion management

- A.K.A. congestion recovery
- Injection limitation techniques (injection throttling) using closed-loop feedback
- Does not scale with network size and link bandwidth
 - Notification delay (proportional to distance / number of hops)
 - Link and buffer capacity (proportional to clock frequency)
 - May produce traffic oscillations (closed loop system with pure delay)



High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Reactive congestion management


- Example: Infiniband FECN/BECN mechanism:
 - Two bits in the packet header are reserved for congestion notification
 - If a switch port is considered as congested, the Forward Explicit Congestion Notification (FECN) bit in the header of packets crossing that port is set
 - Upon reception of such a "FECN-marked" packet, a destination will return a packet (Congestion Notification Packet, CNP) whose header will have the Backward Explicit Congestion Notification (BECN) bit set back to the source
 - Any source receiving a "BECN-marked" packet will then reduce its packet injection rate for this traffic flow

E.G. Gran, M. Eimot, S.A. Reinemo, T. Skeie, O. Lysne, L. Huse, G. Shainer, "First experiences with congestion control in InfiniBand hardware", in Proceedings of IPDPS 2010, pp. 1–12.



HoL-blocking prevention techniques

- In general, these techniques rely on having several queues (or VLs) and/or several read ports, at the buffer of each port to separate different packet flows
- Queuing schemes differ mainly in the criteria to map packets to queues and in the number of required queues per port



High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

44 A

Classical Generic "Static-Mapping" Queuing Schemes

Scheme	Low-order prevention	High-order prevention	Scalable (network size)	Scalable (#switch ports)
VOQnet	Yes	Yes	No	Yes
VOQsw	Yes	Partial	Yes	No
DAMQs	Yes	Partial	Yes	No
DBBM	Partial	Partial	Yes	Yes

In general, some queues are wasted at some ports as they are "topology agnostic" schemes

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Topology- & Routing – Aware "Static-Mapping" Schemes

Scheme	Topology	Low-order prevention	High-order prevention	Scalable (network size)	Scalable (#switch ports)
OBQA	Fat-Tree	Partial	Partial	Yes	Yes
vFtree	Fat-Tree	Yes	Partial	Yes	Yes
Flow2SL	Fat-Tree	Yes	Partial	Yes	Yes
BBQ	KNS	Partial	Partial	Yes	Yes


In general, they achieve similar or better performance than topology-agnostic schemes while requiring fewer queues per port, so improving cost- and power- efficiency

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

Powered by:

Example of Topology-Aware Queuing Scheme: BBQ

- The KNS network is divided into logic horizontal "bands", every port having as many queues as bands.
- The packets addressed to different bands never share queues.
- Band-Based Queuing (BBQ)



High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

Powered by:

Example of Topology-Aware Queuing Scheme: BBQ

•At each port, BBQ maps packets to queues according to the following formula:

SelectedQueue = $\frac{Packet_Destination `Number_Queues}{Number_EndNodes}$

•Easy implementation in **InfiniBand** technology:

 Assigning each packet an SL equal to the queue given by the formula

-Filling the SL-to-VL tables so that VL=SL


Pedro Yebenes, Jesús Escudero-Sahuquillo, Crispin Gomez-Requena, Pedro Javier García, Francisco J. Quiles and Jose Duato. **BBQ: A Straightforward Queuing Scheme to Reduce HoL-Blocking in High-Performance Hybrid Networks**. Proceedings of Euro-Par 2013.

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

48 A

Example of Topology-Aware Queuing Scheme: BBQ

• Packet Latency vs. Normalized Efficiency , Uniform Traffic Pattern (100% traffic addressed to random destinations),



16ary-2direct-1indirect 256 nodes


32ary-2direct-1indirect 1024 nodes

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

49

Example of Topology-Aware Queuing Scheme: BBQ

• Normalized efficiency vs. Generated traffic, Hot-Spot Traffic pattern (75% of endnodes generating traffic to random destinations and 25% of endnodes generating traffic to a single destination)



High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

50 AC

Tailoring Queuing Schemes to Exascale Topologies

- The queue assignment criterion (i.e. the mapping policy) should exploit the properties of both network topology and routing scheme
- Metrics to analitically evaluate a specific mapping of traffic flows (SLID, DLID) to SLs (i.e. to VLs):
 - VL Load: Number of flows mapped to a VL in a specific port (strongly depends on the routing algorithm)
 - Balancing Degree: Variation between the maximum and minimum values of VL loads (ideally identical values)
 - Overlapping Degree: Meassures the number of flows simultaneously mapped to several VLs at the same port (must be low to reduce intra-VL hogging probability, ideally zero)



"Dynamic-Mapping" Queuing Schemes

- "Static-mapping" schemes prevent HoL-blocking and bufferhogging as much as possible with the available queues, but not completely.
- A complete effectiveness in solving these problems would require to pay an "extra-price" in terms of complexity and additional resources, if **Dynamic-Mapping Queuing Schemes** (i.e. "RECN-like" schemes) were implemented:
 - -**RECN** (deterministic source-based routing)
 - -FBICM (deterministic distributed-based routing)
 - -**DRBCM** (fat-trees with deterministic distributed-based routing, DESTRO-like routing)






"Dynamic-Mapping" Queuing Schemes Basics

- **Congested points are detected** at any port of the network by measuring **queue occupancy**
- The location of any detected congested point is stored in a control memory (a CAM or T-CAM line) at any port forwarding packets towards the congested point
- A special queue associated to the CAM line is also allocated to exclusively store packets addressed to that congested point
- Congestion information is progressively notified to every port at upstream switches crossed by congested flows, where new CAM (or T-CAM) lines and special queues are allocated
- A packet arriving at a port is stored in the **standard queue** only if its **routing information does not match any CAM line**




Example of Dynamic-Mapping Scheme: DRBCM



High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

ACOA


Example of Dynamic-Mapping Scheme: DRBCM



- -The mask field (using values o, 1 and X) identifies all the destinations crossing a congestion root
- The mask is **updated** as congestion information is **propagated** The rest of the fields are required to manage the T-CAM line operations (**flow-control, deallocation timer,** etc.)

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN


Example of Dynamic-Mapping Scheme: DRBCM



High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

Example of Dynamic-Mapping Scheme: DRBCM





Jesus Escudero-Sahuquillo, Pedro J. Garcia, Francisco J. Quiles, Jose Flich, Jose Duato, **An Effective and Feasible Congestion Management Technique for High-Performance MINs with Tag-Based Distributed Routing,** IEEE Transactions on Parallel and Distributed Systems, October. 2013.

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

Powered by:

Drawbacks of "RECN-like" Schemes

- In scenarios with several different congested points, it is possible to run out of special queues at some ports
- The need for CAMs at switch ports increases switch complexity, implementation cost and required silicon area per port
- Unfairness in the scheduling of hot flows may appear



Hybrid Congestion Management Strategies

- Combining Injection Throttling and Dynamic Mapping:
 - -Using **Dynamic Mapping to quickly and locally eliminate HoL-blocking,** propagating congestion information and allocating queues as necessary
 - -Using Injection Throttling to slowly eliminate congestion, deallocating special queues whenever possible
 - -Use of **Dynamic Mapping provides immediate response** and allows **reactive congestion management to be tuned for slow reaction**, thus avoiding oscillations
 - -Injection Throttling drastically reduces Dynamic Mapping buffer requirements (just one or two queues per port)




Example of Hybrid Congestion Management: CCFIT

- Input ports like RECN (CAMs at input/output ports)
- HPQs assigned when the **CPQ exceeds a threshold**
- Output ports in congestion state, when HPQ reaches a High Threshold
- Packets are marked (FECN) at output ports in congestion state
- Output ports congestion state are deactivated when all the HPQs of the switch are below the Low Threshold



Example of Hybrid Congestion Management: CCFIT


- HCAs must support both RECN-like queues + CAMs and typical InfiniBand Injection-Throttling structures (CCT, Timers, etc.)
- HCAs arbiter must take into account information from different structures





Example of Hybrid Congestion Management: CCFIT


• Normalized Throughput vs. Time, 4 Hot-Spots



Jesús Escudero-Sahuquillo, Ernst Gunnar Gran, Pedro Javier García, Jose Flich, Tor Skeie, Olav Lysne, Francisco J. Quiles, José Duato: **Combining Congested-Flow Isolation and Injection Throttling in HPC Interconnection Networks**. Proceedings of ICPP 2011:

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

Summary



High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and Solutions Pedro Javier García , UCLM (Spain) HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN

Outline

- Introduction
- Topologies: Scalability, Routing and Fault-Tolerance
- Power Consumption
- Congestion Awareness
- Conclusions



Conclusions

- The performance/watt ratio of HPC systems must be significantly improved to reach **Exascale goals**
- Processor cores **are likely to reduce their peak performance** to reduce power consumption (unless new materials could improve the level of integration and power density)
- Thus, many more processor nodes and much larger and improved networks are likely to be required:
 - -Endnodes are likely to contain one thousand interconnected cores
 - -Network interfaces will increase their link speed
 - Networks of Exascale HPC Systems are likely to interconnect around 1 million endnodes



Conclusions

- Interconnects trends to meet Exascale requirements:
 - High network connectivity by means of topologies with reduced diameter to achieve low latency while keeping highthroughput
 - Efficient routing algorithms to evenly balance traffic
 - Increasing importance of fault tolerance and path diversity
 - Reducing the network power consumption fraction:
 - Power-efficiency solutions
 - Non-overdimensioned topologies
 - Congestion Management to prevent performance degradation:
 - Optimizing the use of available resources
 - Improving efficiency with additional resources

High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and SolutionsPedro Javier García , UCLM (Spain)HPC Advisory Council Conference, September 12th 2013, Barcelona, SPAIN



Questions???

Pedro Javier García García Jesús Escudero-Sahuquillo Francisco J. Quiles Universidad de Castilla-La Mancha (UCLM) SPAIN

José Duato

Universtitat Politècnica de València (UPV) SPAIN

September 12th, Barcelona, SPAIN





High-Performance Interconnection Networks on the Road to Exascale HPC: Challenges and Solutions

Pedro Javier García García Jesús Escudero-Sahuquillo Francisco J. Quiles Universidad de Castilla-La Mancha (UCLM) SPAIN



Universtitat Politècnica de València (UPV) SPAIN

September 12th, Barcelona, SPAIN

