Publications

Export results as:

Showing 121 - 130 results of 475

2013

Supercomputing with commodity CPUs: are mobile SoCs ready for HPC?

SC13: International Conference for High Performance Computing, Networking, Storage and Analysis

N. Rajovic, P. Carpenter, I. Gelado, N. Puzovic, A. Ramirez, and M. Valero
Trace Filtering of Multithreaded Applications for CMP Memory Simulation

IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS-2013)

A. Rico, A. Ramirez, and M. Valero
Programmability and portability for exascale: Top down programming methodology and tools with StarSs

Journal of Computational Science

V. Subotic, S. Brinkmann, V. Marjanovic, R. M. Badia, J. Gracia, C. Niethammer, E. Ayguade, J. Labarta, and M. Valero
Identifying Critical Code Sections in Dataflow Programming Models

Parallel, Distributed and Network-Based Processing (PDP), 2013 21st Euromicro International Conference on

V. Subotic, J C. Sancho, J. Labarta, and M. Valero
Fair CPU Time Accounting in CMP+SMT Processors

ACM Trans. Archit. Code Optim.

C. Luque, M. Moreto, F. Cazorla, and M. Valero
Thread Assignment of Multithreaded Network Applications in Multicore/Multithreaded Processors

IEEE Transactions on Parallel and Distributed Systems

P. Radojkovic, V. Cakarevic, J. Verdú, A. Pajuelo, F. Cazorla, M. Nemirovsky, and M. Valero
Efficient Cache Architectures for Reliable Hybrid Voltage Operation Using EDC Codes

Proceedings of the Conference on Design, Automation and Test in Europe

B. Maric, J. Abella, and M. Valero
EcoTM: Conflict-Aware Economical Unbounded Hardware Transactional Memory

International Conference on Computational Science, ICCS 2013

S. Tomić, E. Akpinar, A. Cristal, O. Unsal, and M. Valero
Transaction Coalescing - Lowering Transactional Overheads by Merging Transactions

Sixth Workshop on Programmability Issues for Heterogeneous Multicores (MULTIPROG-2013)

V. Smiljkovic, S. Stipić, O. Unsal, A. Cristal, and M. Valero

2012

Hybrid Parallel Programming with MPI/StarSs

Applications, Tools and Techniques on the Road to Exascale Computing

J. Labarta, V. Marjanovic, E. Ayguade, R. M. Badia, and M. Valero

Pages