Publications

Export results as:

Showing 21 - 30 results of 39

2004

Maintaining Thousands of In-Flight Instructions

10th International Euro-Par 2004 Conference

A. Cristal, O. J. Santana, and M. Valero
A Comprehensive Description of Kilo-Instruction Processors

5o Congreso Nacional de Computación

A. Cristal, O. J. Santana, and M. Valero
Introducing Kilo-instruction Multiprocessors

XV Jornadas de Paralelismo

M. Galluzzi, V. Puente, O. J. Santana, C. Acosta, A. Cristal, R. Beivide, J. A. G. Monasterio, and M. Valero
Toward Kilo-instruction Processors

ACM Transactions on Architecture and Code Optimization

A. Cristal, O. J. Santana, M. Valero, and J. F. Martínez
A Low-Complexity Fetch Architecture for High-Performance Superscalar Processors

ACM Transactions on Architecture and Code Optimization

O. J. Santana, A. Ramirez, J. Lluis Larriba-Pey, and M. Valero
Selecting Where to Simulate SPEC2000 Using Streams Analysis

XV Jornadas de Paralelismo

A. Falcón, O. J. Santana, A. Ramirez, and M. Valero
Stream Predictor Guided Instruction Decoding

XV Jornadas de Paralelismo

O. J. Santana, A. Falcón, A. Ramirez, and M. Valero
A Complexity-Effective Decoding Architecture Based on Instruction Streams

Workshop on Complexity-Effective Design (WCED)

O. J. Santana, A. Falcón, A. Ramirez, and M. Valero
Reducing Fetch Architecture Complexity Using Procedure Inlining

8th Workshop on Interaction between Compilers and Computer Architectures (INTERACT)

O. J. Santana, A. Ramirez, and M. Valero
A latency conscious SMT branch predictor architecture

International Journal of High Performance Computing and Networking (IJHPCN)

A. Falcón, O. J. Santana, A. Ramirez, and M. Valero

Pages