High level queuing architecture model for high-end processors

Masters Thesis 2014