Circuit Design of a Novel Adaptable and Reliable L1 Data Cache

International Conferences 2013