Miquel Moreto

- MIQUEL MORETO
- Position: HIGH PERFORMANCE DOMAIN-SPECIFIC ARCHITECTURES GROUP MANAGER
- Computer Sciences - High Performance Domain-Specific Architectures
- email: miquel [dot] moreto [at] bsc [dot] es
- Tel: +34 934137994

Primary tabs

Showing 1 - 10 results of 104

2022

TD-NUCA: runtime driven management of NUCA caches in task dataflow programming models

International Conference for High Performance Computing, Networking, Storage and Analysis (SC)

P. Caheny, L. Álvarez, M. Casas, and M. Moreto

2021

SafeSU: an Extended Statistics Unit for Multicore Timing Interference

2021 IEEE European Test Symposium (ETS)2021 IEEE European Test Symposium (ETS)

G. Cabo, F. Bas, R. Lorenzo, D. Trilla, S. Alcaide, M. Moretó, C. Hernandez, and J. Abella
Compiler-Assisted Compaction/Restoration of SIMD Instructions

IEEE Transactions on Parallel and Distributed Systems

J. M. Cebrián, T. Balem, A. Barredo, M. Casas, M. Moreto, A. Ros, and A. Jimborean
PLANAR: a programmable accelerator for near-memory data rearrangement

ICS '21: 2021 International Conference on SupercomputingProceedings of the ACM International Conference on Supercomputing

H. Zhou, J. Moreira, F. Mueller, Y. Etsion, A. Barredo, A. Armejach, J. Beard, and M. Moretó
Intelligent Adaptation of Hardware Knobs for Improving Performance and Power Consumption

IEEE Transactions on Computers

C. Ortega, L. Álvarez, M. Casas, R. Bertran, A. Buyuktosunoglu, A. E. Eichenberger, P. Bose, and M. Moreto

2020

Semi-automatic validation of cycle-accurate simulation infrastructures: The case for gem5-x86

Future Generation Computer Systems

J. M.Cebrian, A. Barredo, H. Caminal, M. Moreto, M. Casas, and M. Valero
Improving Predication Efficiency through Compaction/Restoration of SIMD Instructions

Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA)

A. Barredo, J. M. Cebrián, M. Moreto, M. Casas, and M. Valero
Runtime-Guided ECC Protection using Online Estimation of Memory Vulnerability, proceedings

Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC)

L. Jaulmes, M. Moreto, M. Valero, M. Erez, and M. Casas
RICH: Implementing Reductions in the Cache Hierarchy

Proceedings of the 34th ACM International Conference on Supercomputing (ICS'20)

V. Dimić, M. Moreto, M. Casas, J. Ciesko, and M. Valero
Fast gap-affine pairwise alignment using the wavefront algorithmAbstractMotivationResultsAvailability

Bioinformatics

S. Marco-Sola, J. Carlos Moure, M. Moretó, and A. Espinosa

Pages