Junior Research Engineer Part-Time (RE1)

Job Reference



Junior Research Engineer Part-Time (RE1)

Closing Date

Friday, 31 May, 2019
Reference: 121_19_CS_MEBHPC_RE1
Job title: Junior Research Engineer Part-Time (RE1)

About BSC

The Barcelona Supercomputing Center - Centro Nacional de Supercomputación (BSC-CNS) is the leading supercomputing center in Spain. It houses MareNostrum, one of the most powerful supercomputers in Europe, and is a hosting member of the PRACE European distributed supercomputing infrastructure. The mission of BSC is to research, develop and manage information technologies in order to facilitate scientific progress. BSC combines HPC service provision and R&D into both computer and computational science (life, earth and engineering sciences) under one roof, and currently has over 500 staff from 44 countries.

Look at the BSC experience:
BSC-CNS YouTube Channel
Let's stay connected with BSC Folks!

Context And Mission

The European Processor Initiative (EPI) aims at the design of a roadmap for a future European processor technology for HPC and automotive. The EPI team within BSC is responsible for defining an architecture of a RISC-V accelerator to be used in conjunction with a general purpose processor for Exascale.
The development efforts of the EPI team within BSC are towards:
* Design and verification of IPs to be integrated into a state-of-the-art SoC design;
* Development of the necessary system software (compiler and runtime);
* Rapid prototyping of IPs for design validation and system software tests on FPGA.

We plan to periodically release FPGA-based "snapshots" of the IPs developed within the project by BSC and other partners to enable system software development and test kernels of HPC applications.

We are seeking two interns for supporting FPGA activities

Key Duties

  • interact with the RTL design and verification team and the software development team
  • integrate and perform the preliminary test with IPs on FPGA
  • have quickly a clue of RTL designs and simple software executing on them
  • work with different FPGA technologies


  • Education
    • On going education in Computer Science, Electrical or Computer Engineering, Physics or Mathematics
  • Essential Knowledge and Professional Experience
    • Experience with hardware description languages (Verilog, SystemVerilog, VHDL)
    • Knowledge of CPU architecture
  • Additional Knowledge and Professional Experience
    • Understanding of operating system
    • Background in High-Performance Computing
  • Competences
    • Familiarity with Vivado Design Suite, Integrated Logic Analyzer and Xilinx IP cores


  • The position will be located at BSC within the Computer Sciences Department
  • We offer a full-time contract, a good working environment, a highly stimulating environment with state-of-the-art infrastructure, flexible hours, extensive training plan, tickets restaurant, private health insurance, fully support to the relocation procedures
  • Duration: Temporary - 1 year renewable
  • Salary: we offer a competitive salary commensurate with the qualifications and experience of the candidate and according to the cost of living in Barcelona
  • Starting date: 01/06/2019

Applications Procedure

All applications must include:

  • A motivation letter with a statement of interest in English, including two contacts for further references - Applications without this document will not be considered

  • A full CV including contact details in English


The vacancy will remain open until suitable candidate has been hired. Applications will be regularly reviewed and potential candidates will be contacted.

Diversity and Equal Opportunity Employment

BSC-CNS is an equal opportunity employer committed to diversity and inclusion. We are pleased to consider all qualified applicants for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability or any other basis protected by applicable state or local law.

Application Form

Please, upload your CV document using the following name structure: Name_Surname_CV
Files must be less than 3 MB.
Allowed file types: txt rtf pdf doc docx.
Please, upload your CV document using the following name structure: Name_Surname_CoverLetter
Files must be less than 3 MB.
Allowed file types: txt rtf pdf doc docx zip.
Please, upload your CV document using the following name structure: Name_Surname_OtherDocument
Files must be less than 10 MB.
Allowed file types: txt rtf pdf doc docx rar tar zip.
** Consider that the information provided in relation to gender and nationality will be used solely for statistical purposes.