Memory Management for Transaction Processing Core in Heterogeneous Chip Multiprocessors

International Conferences 2007