A latency conscious SMT branch predictor architecture

Journal 2004