Using a Reconfigurable L1 Data Cache for Efficient Version Management in Hardware Transactional Memory

Authors: Armejach, Adrià / Seyedi, Azam / Gil, Rubén Titos / Hur, Ibrahim / Unsal, Osman / Cristal, Adrián / Valero, Mateo

Publication: Parallel Architectures and Compilation Techniques (PACT)

Place Published: Galveston Island, United States

Pagination: 360?370

Barcelona Supercomputing Center - Centro Nacional de Supercomputación