

Timing Effects of DDR Memory Systems in Hard Real-time Multicore Architectures: Issues and Solutions

URL: <http://doi.acm.org/10.1145/2435227.2435260>

Authors: [Paolieri, Marco](#) / [Quinones, Eduardo](#) / [Cazorla, Francisco](#)

Publication: ACM Trans. Embed. Comput. Syst.

Place Published: New York, NY, USA

Volume / Number / Pagination: 12 / 1s / 64:1?64:26

Palabras clave: [hard real-time](#), [memory controller](#), [multicore](#), [SDRAM](#), [wctet](#)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 26 Abr 2024 - 19:18): <https://www.bsc.es/es/research-and-development/publications/timing-effects-ddr-memory-systems-hard-real-time-multicore>