

## **ShadowHTM: Using a dual-bitcell L1 Data Cache to Improve Hardware Transactional Memory Performance**

**Authors:** [Armejach, Adrià](#) / [Seyedi, Azam](#) / [Gil, Rubén Titos](#) / [Hur, Ibrahim](#) / [Unsal, Osman](#) / [Cristal, Adrián](#) / [Valero, Mateo](#)

**Number:** UPC-DAC-RR-2010-49

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 15 Mayo 2021 - 07:26):** <https://www.bsc.es/es/research-and-development/publications/shadowhtm-using-dual-bitcell-l1-data-cache-improve-hardware>