Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systems

URL: http://dx.doi.org/10.1109/RTAS.2016.7461338

Authors: Trilla, David / Jalle, Javier / Fernández, Mikel / Abella, Jaume / Cazorla, Francisco

Publication: IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), Vienna, Austria, April 11-14, 2016

Pagination: 305?316

Barcelona Supercomputing Center - Centro Nacional de Supercomputación