

[Adaptive Runtime-Assisted Block Prefetching on Chip-Multiprocessors](#)

Authors: [Garcia, Victor](#) / [Rico, Alejandro](#) / [Villavieja, Carlos](#) / [Carpenter, Paul](#) / [Navarro, Nacho](#) / [Ramirez, Alex](#)

Research Lines: [Microserver architectures and system software](#)

Publication: Third International Workshop On-chip memory hierarchies and interconnects: organization, management and implementation

Place Published: Porto, Portugal

Pagination: 1888-1892

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 6 Nov 2024 - 19:46): <https://www.bsc.es/es/node/40870>