Published on BSC-CNS (https://www.bsc.es)

Inicio > Validating a Timing Simulator for the NGMP Multicore Processor

Validating a Timing Simulator for the NGMP Multicore Processor

Authors: Jalle, Javier / Abella, Jaume / Fossati, Luca / Zulianello, Marco / Cazorla, Francisco

Publication: 21st Data Systems In Aerospace Conference (DASIA)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación
Source URL (retrieved on 27 Mar 2023 - 00:44): https://www.bsc.es/es/research-and-development/publications/validating-timing-simulator-the-ngmp-multicore-processor