An OpenMP Barrier Using SIMD Instructions for Intel Xeon Phi(TM) Coprocessor

Workshops 2013