Ivan Vargas Valdivieso

Primary tabs

Biography

I am a Doctoral Student at the University Polytechnic of Catalunya. I am also a researcher at the Barcelona Supercomputing Center.
My areas of interest include Hardware-Software Cod-Design, Computer Architecture, Vector Computing, Databases, Genomics, Graph Computing, PIM and RTL design.

Educació

PHD IN COMPUTER SCIENCE 2021-
UNIVERSITAT POLITECNICA DE CATALUNYA  | Barcelona, Spain
 
MASTER IN COMPUTER SCIENCE 2016-2018
Polytecnich Institute of Mexico | CDMX, Mexico
 
BACHELOR IN MECHATRONICS ENGINEERING 2005-2010
Polytecnich Institute of Mexico | CDMX, Mexico

Research

Vitruvius+: An area-efficient RISC-V decoupled vector coprocessor for high performance computing applications

F Minervini Minervini, Ó Palomar Pérez, OS Unsal, E Reggiani, ...
ACM transactions on architecture and code optimization 20 (2, article 28), 1-25
 

DVINO: A RISC-V vector processor implemented in 65nm technology

G Cabo Pitarch, G Candon, X Carril, M Doblas Font, ...
DCIS 2022: proceedings of the 37th Conference on Design of Circuits and …
 

Via: A smart scratchpad for vector units with application to sparse matrix computations

J Pavón, IV Valdivieso, A Barredo, J Marimon, M Moreto, F Moll, O Unsal, ...
2021 IEEE International Symposium on High-Performance Computer Architecture …
 

An academic risc-v silicon implementation based on open-source components

J Abella, C Bulla, G Cabo, FJ Cazorla, A Cristal, M Doblas, R Figueras, ...
2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS), 1-6
 
 
J Pavón, IV Valdivieso, J Marimon, R Figueras, F Moll, O Unsal, M Valero, ...
2023 IEEE International Symposium on High-Performance Computer Architecture …