Runtime aware architectures

Primary tabs

Research Line Lead
- MIQUEL MORETO
  
  ASSOCIATE RESEARCHER
  
  Computer Sciences - Runtime Aware Architecture
  
  miquel [dot] moreto [at] bsc [dot] es
  
  +34 934137994
  
  View Research Lines
  
  Runtime aware architectures
- MARC CASAS
  
  SENIOR RESEARCHER
  
  Computer Sciences - Runtime Aware Architecture
  
  marc [dot] casas [at] bsc [dot] es
  
  +34 934137994
  
  View Research Lines
  
  Runtime aware architectures

Research Line Department / Group Leaders
- MATEO VALERO CORTES
  
  DIRECTOR
  
  Directors
  
  mateo [dot] valero [at] bsc [dot] es
  
  +34 934134053
  
  View Research Lines
  
  Runtime aware architectures
  
  Supercomputing for Artificial Intelligence
- EDUARD AYGUADE PARRA
  
  COMPUTER SCIENCES DEPARTMENT ASSOCIATE DIRECTOR
  
  Computer Sciences
  
  eduard [dot] ayguade [at] bsc [dot] es
  
  +34 934134037
  
  View Research Lines
  
  Improving Virtual Memory
  
  Memory systems for HPC
  
  Microserver architectures and system software
  
  Mobile and embedded-based HPC
  
  Neural networks for data-streams
  
  Preemptive multiprogramming on GPUs
  
  Runtime aware architectures
  
  Supercomputing for Artificial Intelligence
- JESUS LABARTA MANCHO
  
  DIRECTOR COMPUTER SCIENCES DEPARTMENT
  
  Computer Sciences
  
  jesus [dot] labarta [at] bsc [dot] es
  
  +34 934137642
  
  View Research Lines
  
  DLB: Dynamic Load Balancing
  
  Data Placement for Heterogeneous Memory Systems
  
  Data-Driven Scientific Computing
  
  Distributed Object Management
  
  Dynamic resource management in HPC
  
  Energy efficiency management for Data Centers
  
  Runtime aware architectures
  
  Supercomputing for Artificial Intelligence
  
  The OmpSs Programming Model

Research Line Staff
- MIQUEL MORETO
  
  ASSOCIATE RESEARCHER
  
  Computer Sciences - Runtime Aware Architecture
  
  miquel [dot] moreto [at] bsc [dot] es
  
  +34 934137994
  
  View Research Lines
  
  Runtime aware architectures
- LLUC ALVAREZ MARTI
  
  COLLABORATOR
  
  Computer Sciences - Runtime Aware Architecture
  
  lluc [dot] alvarez [at] bsc [dot] es
  
  +34 934137736
  
  View Research Lines
  
  Runtime aware architectures
- ADRIA ARMEJACH SANOSA
  
  COLLABORATOR
  
  Computer Sciences - Runtime Aware Architecture
  
  adria [dot] armejach [at] bsc [dot] es
  
  +34 934137736
  
  View Research Lines
  
  Runtime aware architectures
- PAUL CAHENY
  
  RESEARCH ENGINEER
  
  Computer Sciences - Runtime Aware Architecture
  
  paul [dot] caheny [at] bsc [dot] es
  
  +34 934137993
  
  View Research Lines
  
  Runtime aware architectures
- MARC CASAS
  
  SENIOR RESEARCHER
  
  Computer Sciences - Runtime Aware Architecture
  
  marc [dot] casas [at] bsc [dot] es
  
  +34 934137994
  
  View Research Lines
  
  Runtime aware architectures
- DIMITRIOS CHASAPIS
  
  RESEARCHER
  
  Computer Sciences - Runtime Aware Architecture
  
  dimitrios [dot] chasapis [at] bsc [dot] es
  
  +34 934137993
  
  View Research Lines
  
  Runtime aware architectures
- VLADIMIR DIMIC
  
  RESEARCH ENGINEER
  
  Computer Sciences - Runtime Aware Architecture
  
  vladimir [dot] dimic [at] bsc [dot] es
  
  +34 934137993
  
  View Research Lines
  
  Runtime aware architectures
- FRANCESC MARTINEZ
  
  SIMULATION ENGINEER
  
  Computer Sciences - Runtime Aware Architecture
  
  francesc [dot] martinez [at] bsc [dot] es
  
  +34 934137720
  
  View Research Lines
  
  Runtime aware architectures
- CRISTOBAL ORTEGA CARRASCO
  
  RESEARCH ENGINEER
  
  Computer Sciences - Runtime Aware Architecture
  
  cristobal [dot] ortega [at] bsc [dot] es
  
  +34 934137720
  
  View Research Lines
  
  Runtime aware architectures
- ISAAC SANCHEZ BARRERA
  
  JUNIOR RESEARCH ENGINEER
  
  Computer Sciences - Runtime Aware Architecture
  
  isaac [dot] sanchez [at] bsc [dot] es
  
  +34 934137993
  
  View Research Lines
  
  Runtime aware architectures
- MATEO VALERO CORTES
  
  DIRECTOR
  
  Directors
  
  mateo [dot] valero [at] bsc [dot] es
  
  +34 934134053
  
  View Research Lines
  
  Runtime aware architectures
  
  Supercomputing for Artificial Intelligence