Publicacions

Exportar resultats com:

Mostrant 1 - 10 resultats de 30

2012

Assessing the suitability of the NGMP multi-core processor in the Space domain

International Conference on Embedded Software (EMSOFT)

M. Fernández, R. Gioiosa, E. Quinones, L. Fossati, M. Zulianello, and F. Cazorla
Evaluating the impact of tlb misses on future HPC systems

The 26th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2012)

A. Morari, R. Gioiosa, R. W. Wisniewski, B. Rosenburg, T. Inglett, and M. Valero
Characterizing Thread Placement in the IBM POWER7 Processor

IEEE International Symposium on Workload Characterization (IISWC-2013)

S. Manousopoulos, M. Moreto, R. Gioiosa, N. Koziris, and F. Cazorla
Making Data Prefetch Smarter: Adaptive Prefetching on POWER7

21st International Conference on Parallel Architectures and Compilation Techniques (PACT-2012)

V. Jiménez, R. Gioiosa, F. Cazorla, A. Buyuktosunoglu, P. Bose, and F. P. O'Connell
CPU Accounting for Multicore Processors

IEEE Transactions on Computers

C. Luque, M. Moreto, F. Cazorla, R. Gioiosa, A. Buyuktosunoglu, and M. Valero
SMT Malleability in IBM POWER5 and POWER6 Processors

IEEE Transactions on Computers

A. Morari, C. Boneti, F. Cazorla, R. Gioiosa, C-Y. Cher, A. Buyuktosunoglu, P. Bose, and M. Valero
Hardware/Software Techniques for Assisted Execution Runtime Systems

The 2nd Workshop on Runtime Environments, Systems, Layering and Virtualized Environments (RESoLVE)

G. Kestor, R. Gioiosa, O. Unsal, A. Cristal, and M. Valero

2011

A Case for Energy-Aware Accounting and Billing in Large-Scale Computing Facilities Cost Metrics and Design Implications.

IEEE Micro

V. Jimenez, F. Cazorla, R. Gioiosa, E. Kursun, C. Isci, A. Buyuktosunoglu, P. Bose, and M. Valero
Characterizing Power and Temperature Behavior of POWER6-Based System

IEEE Journal of Emerging and Selected Topics in Circuits and Systems

V. Jimenez, F. Cazorla, R. Gioiosa, M. Valero, C. Boneti, E. Kursun, C. Cher, C. Isci, A. Buyuktosunoglu, and P. Bose
STM2: A Parallel STM for High Performance Simultaneous Multi-Threading Systems

The 20th IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT)

G. Kestor, R. Gioiosa, T. Harris, A. Cristal, O. Unsal, M. Valero, and I. Hur

Pàgines