Towards the Loop Processor Architecture

International Conferences 2005