Memory hierarchies for future HPC architectures

PHD Thesis 2017