Low power instructions issue queue design for out of order processors

PHD Thesis 2007