Circuit Design of a Dual-Versioning L1 Data Cache for Optimistic Concurrency

International Conferences 2011