

[Inici](#) > Using a Reconfigurable L1 Data Cache for Efficient Version Management in Hardware Transactional Memory

[Using a Reconfigurable L1 Data Cache for Efficient Version Management in Hardware Transactional Memory](#)

Authors: [Armejach, Adrià](#) / [Seyedi, Azam](#) / [Gil, Rubén Titos](#) / [Hur, Ibrahim](#) / [Unsal, Osman](#) / [Cristal, Adrián](#) / [Valero, Mateo](#)

Publication: Parallel Architectures and Compilation Techniques (PACT)

Place Published: Galveston Island, United States

Pagination: 360?370

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

Source URL (retrieved on 20 jun 2021 - 08:28): <https://www.bsc.es/ca/research-and-development/publications/using-reconfigurable-l1-data-cache-efficient-version>