

## Modelling bus contention during system early design stages

**URL:** <http://ieeexplore.ieee.org/document/7993393/>

**UPCommons Handle URL** <http://upcommons.upc.edu/handle/2117/107926>

**Authors:** [Trilla, David](#) / [Hernandez, Carles](#) / [Abella, Jaume](#) / [Cazorla, Francisco](#)

**Publication:** 2017 12th IEEE International Symposium on Industrial Embedded Systems (SIES)

**Place Published:** Toulouse, France

**Pagination:** 1 - 8

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 28 Mar 2024 - 13:56):** <https://www.bsc.es/ca/research-and-development/publications/modelling-bus-contention-during-system-early-design-stages>