

## Memory Management for Transaction Processing Core in Heterogeneous Chip Multiprocessors

**Authors:** [Zyulkyarov, Ferad](#) / [Unsal, Osman](#) / [Cristal, Adrián](#) / [Milovanovic, Milos](#) / [Aiguade, Eduard](#) / [Valero, Mateo](#)

**Publication:** Workshop on Operating System Support for Heterogeneous Multicore Architectures

**Place Published:** Brasov, Romania

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 19 abr 2024 - 15:48):** <https://www.bsc.es/ca/research-and-development/publications/memory-management-transaction-processing-core-heterogeneous>