

## A Hard Real-time Capable Multi-core SMT Processor

**URL:** <http://doi.acm.org/10.1145/2442116.2442129>

**Authors:** [Paolieri, Marco](#) / [Mische, Jörg](#) / [Metzlaff, Stefan](#) / [Gerdes, Mike](#) / [Quinones, Eduardo](#) / [Uhrig, Sascha](#) / [Ungerer, Theo](#) / [Cazorla, Francisco](#)

**Publication:** ACM Trans. Embed. Comput. Syst.

**Place Published:** New York, NY, USA

**Volume / Number / Pagination:** 12 / 3 / 79:1?79:26

**Paraules clau:** [multi-core](#), [multithreading](#), [real-time](#), [SMT](#), [worst-case execution time](#)

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 25 abr 2024 - 19:03):** <https://www.bsc.es/ca/research-and-development/publications/hard-real-time-capable-multi-core-smt-processor>