

## [Thread Lock Section-aware Scheduling on Asymmetric Single-ISA Multi-Core](#)

**URL:** <http://ieeexplore.ieee.org/document/6899614/>

**Authors:** [Markovic, Nikola](#) / [Nemirovsky, Daniel](#) / [Unsal, Osman](#) / [Valero, Mateo](#) / [Cristal, Adrián](#)

**Teams:** [Computer Architecture For Parallel Paradigms](#) / [Resilience In Distributed Systems](#)

**Publication:** IEEE Computer Architecture Letters

**Volume / Number / Pagination:** PP / 99 / 1?4

Barcelona Supercomputing Center - Centro Nacional de Supercomputación

---

**Source URL (retrieved on 7 jun 2023 - 20:39):** <https://www.bsc.es/ca/node/40916>