Circuit Design of a Dual-Versioning L1 Data Cache

Journal Article 2011