Publications
Export 9 results:
Sort by: Author Title Type [ Year
] Filters: Author is Enrique Vallejo [Clear All Filters]
Architectural Support for Fair Reader-Writer Locking. International Symposium on Microarchitecture (2010).
Hybrid Transactional Memory to accelerate safe lock-based transactions. 3rd ACM SIGPLAN Workshop on Transactional Computing (TRANSACT 2008) (2008).at <http://capinfo.e.ac.upc.edu/PDFs/dir16/file003699.pdf>
Towards Fair Scalable Locking. Workshop on Exploiting Parallelism with Transactional Memory and other Hardware Assisted Methods (EPHAM 2008) (2008).at <http://capinfo.e.ac.upc.edu/PDFs/dir22/file003705.pdf>
Implicit Transactional Memory in Kilo-Instruction Multiprocessor. The Twelfth Asia-Pacific Computer Systems Architecture Conference (ACSAC 2007) 339–353 (2007).
Chip Multiprocessors with Implicit Transactions. 2006 Advanced Computer Architecture and Compilation for Embedded Systems (ACACES-06) 167–170 (2006).
Hierarchical Gaussian Topologies. (2005).
Implementing Kilo-Instruction Multiprocessors. International Conference on Pervasive Services (ICPS 2005) 325–336 (2005).
KIMP: Multicheckpointing Multiprocessors. XVI Jornadas de Paralelismo (2005).


