Publications
Export 10 results:
Sort by: Author Title Type [ Year
] Filters: Author is Carmelo Acosta [Clear All Filters]
Thread to Core Assignment in SMT On-Chip Multiprocessors. 21st International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'09) (2009).
MFLUSH: Handling Long-latency loads in SMT On-Chip Multiprocessors. International Conference on Parallel Processing (ICPP) 173-181 (2008).
Core to Memory Interconnection Implications for Forthcoming On-Chip Multiprocessors. 1st Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI 2007) (2007).
A Complexity-Effective Simultaneous Multithreading Architecture. 34th International Conference on Parallel Processing (ICPP 2005) (2005).
Complexity-Effectiveness in Multithreading Architectures. In 2005 Advanced Computer Architecture and Compilation for Embedded Systems (ACACES-2005) 79-82 (2005).
hdSMT: An Heterogeneity-Aware Simultaneous Multithreaded Architecture. XVI Jornadas de Paralelismo 59-66 (2005).
Heterogeneity-Aware Architectures. XV Jornadas de Paralelismo 202-207 (2004).
Introducing Kilo-instruction Multiprocessors. XV Jornadas de Paralelismo (2004).at <http://capinfo.e.ac.upc.edu/PDFs/dir19/file002977.pdf>
CDE: A Compiler-driven, Dependence-Centric, Eager-executing Architecture for the Billion Transistors Era. Workshop on Complexity-Effective Design (WCED 2003) (2003).
Dealing with Billions of Transistors. XIV Jornadas de Paralelismo 547-552 (2003).


