Publications

Export 182 results:
Author Title [ Type(Desc)] Year
Filters: Author is Eduard Ayguadé  [Clear All Filters]
Workshops
Vujic, N., González, M., Martorell, X. & Ayguadé, E. Automatic Pre-Fetch and Modulo Scheduling Transformations for the Cell BE Architecture. (2008). at <http://www-user.cs.ualberta.ca/conferences/lcpc08/>
Torres, J. et al. BSC contributions in Energy-aware Resource Management for Large Scale Distributed Systems. 1st Year Workshop of the COST Action IC0804 on Energy Efficiency in Large Scale Distributed Systems 76-79 (2010).
Ferrer, R., González, M., Silla, F., Martorell, X. & Ayguadé, E. Evaluation of Memory Performance on the Cell BE with the SARC Programming Model. (2008). at <http://garga.iet.unipi.it/medea08/>
Almasi, G. et al. Evaluation of OpenMP for the Cyclops Mulithreaded Architecture. (2003).
Duran, A., Corbalán, J. & Ayguadé, E. Evaluation of OpenMP Task scheduling strategies. (2008). at <http://cobweb.ecn.purdue.edu/ParaMount/iwomp2008/index.html>
Balart, J. et al. Experiences parallelizing a Web Server with OpenMP. (2005).
Duran, A., Pérez, J. M., Ayguadé, E., Badia, R. M. & Labarta, J. Extending the OpenMP Tasking Model to Allow Dependent Tasks. (2008).
Ayguadé, E. et al. An extension to improve OpenMP tasking control. (2010). at <http://www.ccs.tsukuba.ac.jp/workshop/IWOMP2010/program.html>
Ferrer, R., Duran, A., Martorell, X. & Ayguadé, E. Harmonizing serial optimizations with OpenMP. (2010). at <http://www.complang.tuwien.ac.at/cpc10/program.html>
Rico, A. et al. Implementation and Validation of a Cell Simulator using UNISIM. 3rd HiPEAC Industrial Workshop (2007).
Beltran, V., Torres, J. & Ayguadé, E. Improving Disk Bandwidth-Bound Applications Through Main Memory Compression. (2007).
Servat, H. et al. On the Instrumentation of OpenMP and OmpSs Tasking Constructs. Euro-Par 2012: Parallel Processing Workshops. Lecture Notes in Computer Science 7640, 414-428 (2012).
Gajinov, V. et al. Integrating dataflow abstractions into transactional memory. Systems for Future Multi-Core Architectures (SFMA'11) (2011).
Gajinov, V. et al. Integrating Dataflow Abstractions into Transactional Memory. First Workshop on Systems for Future Multi-Core Architectures (SFMA'11) 1–6 (2011).
Azuelos, N., Etsion, Y., Keidar, I., Zaks, A. & Ayguadé, E. Introducing Speculative Optimizations in Task Dataflow with Language Extensions and Runtime Support. 2nd Workshop on Data-Flow Execution Models for Extreme Scale Computing (DFM 2012), In conjunction with 21st International Conference on Parallel Architectures and Compilation Techniques (PACT-2012) (2012).
Ferrer, R. et al. Mercurium: Design Decisions for a S2S Compiler. Cetus Users and Compiler Infastructure Workshop in conjunction with PACT 2011 (2011).
Cabarcas, F. et al. A module based Cell processor simulator. 2006 Advanced Computer Architecture and Compilation for Embedded Systems (ACACES-06) (2006).
Badia, R. M. et al. Optimizing the Exploitation of Multicore Processors and GPUs with OpenMP and OpenCL. (2010).
Duran, A. et al. A Proposal for Error Handling in OpenMP. (2006).
Ayguadé, E. et al. A proposal for task parallelism in OpenMP. (2007). at <http://hpc.cs.tsinghua.edu.cn/research/cfp/iwomp2007/>
Duran, A., Ferrer, R., Klemm, M., de Supinski, B. R. & Ayguadé, E. A Proposal for User-defined Reductions in OpenMP. (2010). at <http://www.ccs.tsukuba.ac.jp/workshop/IWOMP2010/program.html>
Ayguadé, E. et al. A Proposal to Extend the OpenMP Tasking Model for Heterogeneous Architectures. (2009). at <http://www.springerlink.com/content/d164050401006600/>
Hussain, T., Pericàs, M. & Ayguadé, E. Reconfigurable Memory Controller with Programmable Pattern Support. 5th HiPEAC Workshop on Reconfigurable Computing (WRC 2011) 55–64 (2011).
Balart, J., González, M., Martorell, X., Ayguadé, E. & Labarta, J. Runtime Address Space Computation for SDSM Systems. (2006).
Ayguadé, E. et al. Is the SCHEDULE Clause Really Necessary in OpenMP?. (2003).
Carpenter, P., Ródenas, D., Martorell, X., Ramirez, A. & Ayguadé, E. A Streaming Machine Description and Programming Model. 7th Intl. Workshop on Embedded Computer Systems: Architectures, MOdeling, and Simulation (SAMOS VII) 107-116 (2007).
Etsion, Y. et al. Task Superscalar: Using Processors as Functional Units. USENIX Workshop on Hot Topics In Parallelism (HotPar) (2010).
Ciesko, J. et al. Task-Parallel Reductions in OpenMP and OmpSs. Using and Improving OpenMP for Devices, Tasks, and More - 10th International Workshop on OpenMP, {IWOMP} 2014, Salvador, Brazil, September 28-30, 2014. Proceedings 8766, 1–15 (2014).
Martorell, X. et al. Techniques Supporting threadprivate in OpenMP. (2006).
Shafiq, M., Pericàs, M. & Ayguadé, E. A Template System for the Efficient Compilation of Domain Abstractions onto Reconfigurable Computers. 5th HiPEAC Workshop on Reconfigurable Computing (WRC 2011) 65–74 (2011).
Ferrer, R., Duran, A., Martorell, X. & Ayguadé, E. Unrolling Loops Containing Task Parallelism. (2009). at <http://nanos.ac.upc.edu/content/unrolling-loops-containing-task-parallelism>
Caballero, D., Ferrer, R., Duran, A., Martorell, X. & Ayguadé, E. User-directed Auto-vectorization in OmpSs. ACACES 2011. Poster Abstracts. Advanced Computer Architecture and Compilation for Embedded Systems (2011). at <http://www.hipeac.net/summerschool>

Pages