Publications

Export 14 results:
Author [ Title(Asc)] Type Year
Filters: Author is Mateo Valero and First Letter Of Title is L  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
L
M. A. Ramírez, Cristal, A., Veidenbaum, A., Villa, L. A., and Valero, M., A Low-Power-Instruction-Queue Wakeup Mechanism, XIV Jornadas de Paralelismo. Leganés, Spain, pp. 533–540, 2003.
A. Falcón, Ramirez, A., and Valero, M., A Low-Complexity, High-Performance Fetch Unit for Simultaneous Multithreading Processors, 10th International Conference on High Performance Computer Architecture (HPCA-10). Madrid (Spain), pp. 244-253, 2004.
O. J. Santana, Ramirez, A., Larriba-Pey, J. L., and Valero, M., A Low-Complexity Fetch Architecture for High-Performance Superscalar Processors, ACM Transactions on Architecture and Code Optimization, vol. 1, no. 2. pp. 220-245, 2004.
M. Valero, Santana, O. J., Ramirez, A., and Larriba-Pey, J. L., A Low Complexity Fetch Architecture for High Performance Superscalar Processors, ACM Transactions on Architecture and Compiler Optimizations (TACO), vol. 1, no. 2. pp. 220-245, 2004.
J. Vera, Cazorla, F., Pajuelo, A., Santana, O. J., Fernández, E., and Valero, M., Looking for novel ways to obtain fair measurements in multithreaded architectures. XVII Jornadas de Paralelismo, 2006.
F. Sánchez, Cabarcas, F., Ramirez, A., and Valero, M., Long DNA Sequence Comparison on Multicore Architectures, 16th international Euro-Par conference on Parallel processing. 2010.
M. Moreto, Cazorla, F., Sakellariou, R., and Valero, M., Load Balancing Using Dynamic Cache Allocation. ACM International Conference on Computing Frontiers (CF), 2010.
J. J. Alastruey, Monreal, T., Viñals, V., and Valero, M., Limits on Early Release of Physical Registers. XV Jornadas de Paralelismo, 2004.
C. Perfumo, Sönmez, N., Stipic, S., Unsal, O., Cristal, A., Harris, T., and Valero, M., The limits of software transactional memory (STM): dissecting Haskell STM applications on a many-core environment, Computing Frontiers '08. pp. 67–78, 2008.
C. Perfumo, Sönmez, N., Stipić, S., Unsal, O., Cristal, A., Harris, T., and Valero, M., The limits of software transactional memory (STM): dissecting Haskell STM applications on a many-core environment, 5th Conference on Computing Frontiers. ACM, Ischia, Italy, pp. 67–78, 2008.
O. J. Santana, Ramirez, A., and Valero, M., Latency Tolerant Branch Predictors, 2003 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'03). Kauai, Hawaii (United States), pp. 30-39, 2003.
A. Falcón, Santana, O. J., Ramirez, A., and Valero, M., A latency conscious SMT branch predictor architecture, International Journal of High Performance Computing and Networking (IJHPCN), vol. 2, no. 1. pp. 11-21, 2004.
T. Monreal, Viñals, V., González, J., González, A., and Valero, M., Late Allocation and Early Release of Physical Registers. IEEE Transactions on Computers, 2004.
A. Cristal, Valero, M., González, A., and Llosa, J., Large Virtual ROBs by Processor Checkpointing. Computer Architecture Department, Universitat Politècnica de Catalunya (UPC), 2002.