Export 14 results:Author [ Title] Type Year
Filters: Author is Mauricio Araya-Polo [Clear All Filters]
3D RTM Problems and Promises on HPC Platforms. SEG International Exposition and 79th Annual Meeting (2009).
3D seismic imaging through reverse-time migration on homogeneous and heterogeneous multi-core processors. Sci. Program. 17, 185–198 (2009).
Algorithm 942: Semi-stencil. ACM Transactions On Mathematical Software 40, (2013).
Assessing Accelerator-based HPC Reverse Time Migration. Transactions on Parallel and Distributed Systems, Special Issue on Accelerators 22(1), 147-162 (2011).
Benchmarking 3D RTM on HPC Platforms. VII Congreso de Exploración y Desarrollo de Hidrocarburos (2008).
Comparison of irregular cartesian finite difference methods for acoustic RTM. SEG Technical Program Expanded Abstracts 30, 2845-2849 (2011).
Evaluation of 3D RTM on HPC Platforms. SEG 2008, Las Vegas, USA (2008).
High-Performance Reverse Time Migration on GPU. XXVIII International Conference of the Chilean Computer Society - XIII Workshop on Parallel and Distributed Systems (WSDP) (2009).
High-Performance Seismic Acoustic Imaging by Reverse-Time Migration on the Cell/B.E. Architecture. ISCA2008 - WCSA2008 / SCIENTIFIC PROGRAMMING SPECIAL ISSUE ON HIGH PERFORMANCE COMPUTING ON CELL B.E. PROCESSORS (2008).
Introducing the Semi-stencil Algorithm. Parallel Processing and Applied Mathematics 8th International Conference, PPAM 2009, Wroclaw, Poland, September 13-16. (2009). doi:http://dx.doi.org/10.1007/978-3-642-14390-8_52
Modeling Stencil Code Optimizations. Performance Optimization for Stencils and Meshes Workshop, SIAM Conference on Parallel Processing for Scientific Computing (2014).
Modeling Stencil Computations on Modern HPC Architectures. 5th International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS14) held as part of SC14 (2014).
Seismic Imaging and the Road to Petascale Capacity: RTM and the Cell /B.E. Processor. 70th EAGE Conference & Exhibition (2008).
Towards a Multi-Level Cache Performance Model for 3D Stencil Computation. Proceedings of the International Conference on Computational Science, ICCS 2011 4, 2146-2155 (2011).