Publications

Export 12 results:
Sort by: Author Title Type [ Year (Desc)]
Filters: Author is Jaume Abella  [Clear All Filters]
2012
Maric, B., Abella, J. & Valero, M. ADAM: An Efficient Data Management Mechanism for Hybrid High and Ultra-Low Voltage Operation Caches. ACM/IEEE Great Lakes Symposium on VLSI 245–250 (2012).at <http://capinfo.e.ac.upc.edu/PDFs/dir05/file004123.pdf>
Cucu-Grosjean, L., Santinelli, L., Houston, M., Lo, C., Vardanega, T., Kosmidis, L., Abella, J., Mezzetti, E., Quiñones, E. & Cazorla, F.J. Measurement-Based Probabilistic Timing Analysis for Multi-path Programs. 24th Euromicro Conference on Real-Time Systems (ECRTS 2012) 91–101 (2012).at <http://capinfo.e.ac.upc.edu/PDFs/dir22/file004140.pdf>
Cazorla, F., Quiñones, E., Vardanega, T., Cucu, L., Triquet, B., Bernat, G., Berger, E., Abella, J., Wartel, F., Houston, M., Santinelli, L., Kosmidis, L., Lo, C. & Maxim, D. PROARTIS: Probabilistically Analysable Real-Time Systems. Transactions on Embedded Computing Systems (2012).
Cazorla, F.J., Quiñones, E., Vardanega, T., Cucu-Grosjean, L., Triquet, B., Berger, E.D., Abella, J., Wartel, F., Houston, M., Santinelli, L., Kosmidis, L., Lo, C. & Maxim, D. PROARTIS: Probabilistically Analysable Real-Time Systems. ACM Transactions on Embedded Computing Systems (2012).
2011
Quiñones, E., Abella, J., Cazorla, F. & Valero, M. Exploiting Intra-Task Slack Time of Load Operations for DVFS in Hard Real-Time Multi-core Systems. In Work in Progess (WiP), under the the 24nd Euromicro Conference on Real-Time Systems (ECRTS 2011) (2011).
Maric, B., Abella, J., Cazorla, F. & Valero, M. Hybrid High-Performance Low-Power and Ultra-Low Energy Reliable Caches. International Conference on Computing Frontiers (CF) 12:1-12:2 (2011).
Liu, Q., Moretó, M., Abella, J. & Cazorla, F. Online Performance Prediction in Processors with DVFS Capabilities. ACACES 2011. Poster Abstracts. Advanced Computer Architecture and Compilation for Embedded Systems (2011).
Abella, J., Quiñones, E., Cazorla, F., Sazeides, Y. & Valero, M. RVC: A Mechanism for Time-Analyzable Real-Time Processors with Faulty Caches. (2011).at <http://www.hipeac.net/conference>
Abella, J., Quiñones, E., Cazorla, F., Valero, M. & Sazeides, Y. RVC-based time-predictable faulty caches for safety-critical systems. IOLTS 25-30 (2011).at <http://dblp.uni-trier.de/db/conf/iolts/iolts2011.html#AbellaQCVS11>
Abella, J., Cazorla, F., Quiñones, E., Grasset, A., Yehia, S., Bonnot, P., Gizopoulos, D., Mariani, R. & Bernat, G. Towards improved survivability in safety-critical systems. International On-Line Testing Symposium (IOLTS) 240-245 (2011).
2010
Moreto, M., Paolieri, M., Abella, J., Quiñones, E., Cazorla, F. & Valero, M. Hard Real-Time Capable Multicore Processors for Space Applications. (2010).
Kosmidis, L., Quiñones, E., Abella, J., Cazorla, F., Bernat, G. & Berger, E.D. Use of randomized caches in hard real-time systems. (2010).