Publications

Export 179 results:
Author Title Type [ Year(Asc)]
Filters: Author is Adrián Cristal  [Clear All Filters]
2014
T. Hussain, Palomar, O., Unsal, O., Cristal, A., Ayguadé, E., and Valero, M., Advanced Pattern based Memory Controller for FPGA based HPC Applications, in International Conference on High Performance Computing {&} Simulation, HPCS 2014, Bologna, Italy, 2014, pp. 287–294.
T. Hussain, Palomar, O., Cristal, A., Unsal, O., Ayguadé, E., and Valero, M., AMMC: Advanced Multi-core Memory Controller, in 13th International Conference on Field Programmable Technology (FPT 2014), Shangai, China, 2014.
T. Hussain, Palomar, O., Unsal, O., Cristal, A., Ayguadé, E., Valero, M., and Rethinagiri, S. Kumar, APMC: Advanced Pattern based Memory Controller, 22nd ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM/SIGDA, Monterey, CA, United States, pp. 497-512, 2014.
S. Zafer Can, Yalcin, G., Ergin, O., Unsal, O., and Cristal, A., Bit Impact Factor: Towards making fair vulnerability comparison, Microprocessors and Microsystems, vol. 38. pp. 598–604, 2014.
V. Gajinov, Eric, I., Stojanovic, S., Milutinovic, V., Unsal, O., Ayguadé, E., and Cristal, A., A Case Study of Hybrid Dataflow and Shared-memory Programming Models: Dependency-based Parallel Game Engine, in 26th International Symposium on Computer Architecture and High Performance Computing, SBAC-PAD 2014, Paris, France, 2014, pp. 1–8.
G. Yalcin, Sobe, A., Voronin, A., Wamhoff, J. - T., Harmanci, D., Cristal, A., Unsal, O., Felber, P., and Fetzer, C., Combining Error Detection and Transactional Memory for Energy-efficient Computing below Safe Operation Margins, 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing. Turin, Italy, 2014.
V. Gajinov, Eric, I., Stipic, S., Unsal, O., Ayguadé, E., and Cristal, A., DaSH: A Benchmark for Hybrid Dataflow and Shared Memory Programming Models, ACM International Conference on Computing Frontiers. ACM, Cagliari, Italy, 2014.
S. Kumar Rethinagiri, Palomar, O., Cristal, A., Unsal, O., and Swift, M., DESSERT: DESign Space ExploRation Tool based on Power and Energy at System-Level, 27th IEEE International System-on-Chip Conference. IEEE, Las Vegas, United States, pp. 48–53, 2014.
V. Smiljkovi, Stipic, S., Fetzer, C., Unsal, O., Cristal, A., and Valero, M., DeTrans: Deterministic and Parallel execution of Transactions, International Symposium on Computer Architecture and High Performance Computing. IEEE Press, Paris, France, 2014.
S. Stipic, Karakostas, V., Smiljkovi, V., Gajinov, V., Unsal, O., Cristal, A., and Valero, M., Dynamic Transaction Coalesing, ACM International Conference on Computing Frontiers. ACM, Cagliari, Italy, 2014.
M. Duric, Palomar, O., Smith, A., Milan Stanic,, Unsal, O., Cristal, A., and Valero, M., Dynamic-Vector Execution on a General Purpose EDGE Chip Multiprocessor, 14th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS 2014). Samos, Greece, pp. 18–25, 2014.
O. Arcas, Ndu, G., Sönmez, N., Ghasempour, M., Armejach, A., Navaridas, J., Song, W., Mawer, J., Cristal, A., and Lujan, M., An empirical evaluation of High-Level Synthesis languages and tools for database acceleration, 24th International Conference on Field Programmable Logic and Applications (FPL), 2014. IEEE, Munich, Germany, pp. 119-139, 2014.
Milan Stanic, Palomar, O., Ivan Ratkovic,, Duric, M., Unsal, O., Cristal, A., and Valero, M., Evaluation of vectorization potential of Graph500 on Intels Xeon Phi, International Conference on High Performance Computing {&} Simulation, HPCS 2014. IEEE, Bologna, Italy, pp. 47–54, 2014.
M. Duric, Palomar, O., Smith, A., Unsal, O., Cristal, A., Valero, M., and Burger, D., EVX: Vector Execution on Low Power EDGE Cores, ACM/IEEE Design, Automation, and Test in Europe 2014. Dresden, Germany, 2014.
G. Yalcin, Islek, E., Tozlu, O., Reviriego, P., Cristal, A., Unsal, O., and Ergin, O., Exploiting a Fast and Simple ECC for Scaling Supply Voltage in Level-1 Caches, 20th IEEE International On-Line Testing Symposium. Catalunya, Spain, pp. 1–6, 2014.
G. Yalcin, Ergin, O., Islek, E., Unsal, O., and Cristal, A., Exploiting Existing Comparators for Fine-Grained Low-Cost Error Detection, ACM Transactions on Architecture and Code Optimization, vol. 11. pp. 32–32, 2014.
O. Subasi, Moreno, J. Arias, Labarta, J., Unsal, O., and Cristal, A., Leveraging a Task-based Asynchronous Dataflow Substrate for Efficient and Scalable Resiliency, in Euro-TM/MEDIAN Workshop on Dependable Multicore and Transactional Memory Systems 2014, Viena, Austria, 2014.
T. Hussain, Palomar, O., Unsal, O., Cristal, A., Ayguadé, E., and Valero, M., MAPC. Memory Access Pattern based Controller, 24th International Conference on Field Programmable Logic and Applications (FPL), 2014. IEEE, Munich, Germany, pp. 1–4, 2014.
Y. Cai, Yalcin, G., Mutlu, O., Haratsch, E., Unsal, O., Cristal, A., and Mai, K., Neighbor-cell assisted error correction for MLC NAND flash memories, SIGMETRICS. Austin Texas, United States, pp. 491–504, 2014.
T. Hussain, Sönmez, N., Palomar, O., Unsal, O., Cristal, A., Ayguadé, E., and Valero, M., PAMS: Pattern Aware Memory System for Embedded Systems, ReConFig - International Conference on ReConFifurable Computing and FPGAs. Cancun, Mexico, 2014.
S. Kumar Rethinagiri, Palomar, O., Sobe, A., Yalcin, G., Cristal, A., Unsal, O., Felber, P., Fetzer, C., Alioto, G., Knauth, T., Barczynski, W., Hayduk, Y., and Ryckaert, J., ParaDIME: Parallel Distributed Infrastructure for Minimization of Energy, 17th Euromicro Conference on Digital System Design. IEEE, Verona, Italy, pp. 191–198, 2014.
V. Karakostas, Unsal, O., Nemirovsky, M., Cristal, A., and Swift, M., Performance analysis of the memory management unit under scale-out workloads, 2014 IEEE International Symposium on Workload Characterization (IISWC). Raleigh, North Carolina, United States, pp. 1–12, 2014.
S. Kumar Rethinagiri, Palomar, O., Ben Atitallah, R., Cristal, A., Unsal, O., and Niar, S., PETS: Power and Energy Estimation Tool at System-Level, The International Symposium on Quality Electronic Design 2014. Santa Clara, United States, pp. 31-37, 2014.
Ivan Ratkovic, Palomar, O., Milan Stanic,, Unsal, O., Cristal, A., and Valero, M., Physically vs. Physically-Aware Estimation Flow: Case Study of Design Space Exploration of Adders, IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, Tampa, Florida, United States, pp. 118–123, 2014.
S. Kumar Rethinagiri, Palomar, O., Cristal, A., and Unsal, O., Power Estimation Tool for System on Programmable Chip based Platforms, 22nd ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM/SIGDA, Monterey, CA, United States, 2014.
S. Stipic, Smiljkovi, V., Unsal, O., Cristal, A., and Valero, M., Profile-Guided Transaction Coalescing—Lowering Transactional Overheads by Merging Transactions, ACM Transactions on Architecture and Code Optimization 2014. Vienna, Austria, 2014.
T. Hussain, Palomar, O., Unsal, O., Cristal, A., Ayguadé, E., and Valero, M., PVMC: Programmable Vector Memory Controller, IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2014). IEEE, Zurich, Switzerland, pp. 240–247, 2014.
T. Hussain, Palomar, O., Unsal, O., Cristal, A., Ayguadé, E., Valero, M., and Haider, A., Stand-alone Memory Controller for Graphics System, in The 10th International Symposium on Applied Reconfigurable Computing (ARC 2014), Porto, Portugal, 2014.
S. Kumar Rethinagiri, Palomar, O., Moreno, J. Arias, Unsal, O., Cristal, A., and Biglari-Abhar, M., System-Level Power and Energy Estimation Methodology for Open Multimedia Applications Platforms, IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, Tampa, Florida, United States, pp. 442–449, 2014.
S. Kumar Rethinagiri, Palomar, O., Ben Atitallah, R., Niar, S., Cristal, A., and Unsal, O., System-Level Power Estimation Tool for Embedded Processor based Platforms, 6th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools. Viena, Austria, 2014.
N. Markovic, Nemirovsky, D., Unsal, O., Valero, M., and Cristal, A., Thread Lock Section-aware Scheduling on Asymmetric Single-ISA Multi-Core, IEEE Computer Architecture Letters, vol. PP. pp. 1–4, 2014.
S. Tomić, Cristal, A., Unsal, O., and Valero, M., Using Dynamic Runtime Testing for Rapid Development of Architectural Simulators, International Journal of Parallel Programming, vol. 42. pp. 119–139, 2014.
Milan Stanic, Palomar, O., Ivan Ratkovic,, Duric, M., Unsal, O., and Cristal, A., VALib and SimpleVector: tools for rapid initial research on vector architectures, ACM International Conference on Computing Frontiers. ACM, Cagliari, Italy, 2014.
S. Kumar Rethinagiri, Palomar, O., Moreno, J. Arias, Cristal, A., and Unsal, O., VPPET: Virtual Platform Pow er and Energy Estimation Tool for Heterogeneous MPSoC based FPGA Platforms, 4th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS). Palma de Mallorca, Spain, pp. 1–8, 2014.
2013
A. Seyedi, Yalcin, G., Unsal, O., and Cristal, A., Circuit Design of a Novel Adaptable and Reliable L1 Data Cache, 23rd ACM international conference on Great lakes symposium on VLSI. Paris, France, 2013.
S. Tomić, Akpinar, E., Cristal, A., Ünsal, O. S., and Valero, M., EcoTM: Conflict-Aware Economical Unbounded Hardware Transactional Memory, International Conference on Computational Science, ICCS 2013. Elsevier, www.sciencedirect.com, 2013.
Y. Cai, Yalcin, G., Mutlu, O., Haratsch, E., Cristal, A., Unsal, O., and Mai, K., Error Analysis and Retention-Aware Error Management for NAND Flash Memory, Intel Technology Journal, vol. 17. pp. 140–164, 2013.
G. Yalcin, Unsal, O., and Cristal, A., Fault Tolerance for Multi-Threaded Applications by Leveraging Hardware Transactional Memory, 10th conference on ACM Computing Frontiers. Ischia, Italy, pp. 4–4, 2013.
G. Yalcin, Unsal, O., and Cristal, A., FaulTM: Error Detection and Recovery Using Hardware Transactional Memory, ACM/IEEE Design, Automation, and Test in Europe (DATE). ACM, IEEE, Grenoble, France, 2013.
A. Armejach, Negi, A., Cristal, A., Unsal, O., Stenström, P., and Harris, T., HARP: Adaptive Abort Recurrence Prediction for Hardware Transactional Memory, IEEE Conference on High Performance Computing (HiPC 2013). IEEE press, Bengaluru, India, 2013.
V. Karakostas, Tomić, S., Unsal, O., Nemirovsky, M., and Cristal, A., Improving the Energy Efficiency of Hardware-Assisted Watchpoint Systems, 50th Annual Design Automation Conference (DAC). ACM, Austin (Texas), United States, 2013.
A. Cristal, Unsal, O., Yalcin, G., Fetzer, C., Wamhoff, J. - T., Felber, P., Harmanci, D., and Sobe, A., Leveraging Transactional Memory for Energy-efficient Computing below Safe Operation Margins, 8th ACM SIGPLAN Workshop on Transactional Computing (TRANSACT 2013). Texas, United States, 2013.
Ivan Ratkovic, Palomar, O., Milan Stanic,, Unsal, O., Cristal, A., and Valero, M., On the Selection of Adder Unit in Energy Efficient Vector Processing, 14th International Symposium on Quality Electronic Design (ISQED). Santa Clara, United States, 2013.
A. Armejach, Gil, R. T. J., Negi, A., Unsal, O., and Cristal, A., Techniques to Improve Performance in Requester-wins Hardware Transactional Memory, ACM Transactions on Architecture and Code Optimization, vol. 10. 2013.
V. Smiljkovic, Nowack, M., Miletic, N., Harris, T., Unsal, O., Cristal, A., and Valero, M., TM-dietlibc: A TM-aware Real-world System Library, The 27th IEEE International Parallel and Distributed Processing Symposium (IPDPS 2013). IEEE, Boston, United States, 2013.
V. Smiljkovic, Stipić, S., Unsal, O., Cristal, A., and Valero, M., Transaction Coalescing - Lowering Transactional Overheads by Merging Transactions, Sixth Workshop on Programmability Issues for Heterogeneous Multicores (MULTIPROG-2013). Berlin, Germany, 2013.
2012
G. Kestor, Gioiosa, R., Unsal, O., Cristal, A., and Valero, M., Hardware/Software Techniques for Assisted Execution Runtime Systems, The 2nd Workshop on Runtime Environments, Systems, Layering and Virtualized Environments (RESoLVE). 2012.
V. Gajinov, Stipić, S., Unsal, O., Harris, T., Ayguadé, E., and Cristal, A., Integrating Dataflow Abstractions into the Shared Memory Model, Computer Architecture and High Performance Computing (SBAC-PAD), 2012 IEEE 24th International Symposium on. IEEE, pp. 243–251, 2012.
V. Gajinov, Stipić, S., Unsal, O. S., Harris, T., Ayguadé, E., and Cristal, A., Supporting Stateful Tasks in a Dataflow Graph, Proceedings of the 21st international conference on Parallel architectures and compilation techniques. ACM, pp. 435–436, 2012.
S. Stipić, Tomić, S., Zyulkyarov, F., Cristal, A., Ünsal, O. S., and Valero, M., TagTM - accelerating STMs with hardware tags for fast meta-data access, DATE. pp. 39-44, 2012.

Pages