Publications

Export 19 results:
Author [ Title(Desc)] Type Year
Filters: Author is Mateo Valero and First Letter Of Title is F  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
F
C. Luque, Moreto, M., Cazorla, F. J., and Valero, M., Fair CPU Time Accounting in CMP+SMT Processors, ACM Trans. Archit. Code Optim., vol. 9. ACM, New York, NY, USA, pp. 50:1–50:25, 2013.
J. Vera, Cazorla, F., Pajuelo, A., Santana, O. J., Fernández, E., and Valero, M., FAME: FAirly MEasuring Multithreaded Architectures. Brasov, Romania, 2007.
B. Slamat, Nicolaescu, D., Veidenbaum, A., and Valero, M., Fast Speculative Address generation and Way Caching for Reducing L1 data Cache Energy. IEEE ICCD Internation Conference on Computer Design, 2006.
G. Yalcin, Unsal, O., Cristal, A., and Valero, M., FaulTM-multi: Fault Tolerance for Multithreaded Applications Running on Transactional Memory Hardware, Workshop on Wild and Sane Ideas in Speculation and Transactions. Galveston Island, TX, United States, 2011.
F. Cazorla, Knijnenburg, P., Sakellariou, R., Fernandez, E., Ramirez, A., and Valero, M., Feasibility of QoS for SMT by Resource Allocation., Lecture Notes in Computer Science (LNCS) , vol. 3149/2004. 2004.
C. Navarro, Ramirez, A., Larriba-Pey, J. L., and Valero, M., Fetch Engines and Databases, 3rd Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW-3). 2000.
A. Ramirez, Santana, O. J., Larriba-Pey, J. L., and Valero, M., Fetching Instruction Streams, 35th Annual International Symposium on Microarchitecture (MICRO-35). Istambul (Turkey), pp. 371-382, 2002.
G. Yalcin, Unsal, O., Cristal, A., and Valero, M., FIMSIM: A fault injection infrastructure for microarchitectural simulators, 29th International Conference on Computer Design (ICCD). Amherst, MA, United States, pp. 431–432, 2011.
M. Galluzzi, Puente, V., Cristal, A., Beivide, R., Monasterio, J. A. G., and Valero, M., A first glance at Kilo-instruction based multiprocessors, International Conference on Computing Frontiers 2004 (CF'04). ACM Press, Ischia, Italy, pp. 212–221, 2004.
I. González, Santana, O. J., Pajuelo, A., and Valero, M., A First Glance at the Implementation of Precise Recoveries in Out-of-order Commit Processors. ACACES 2006, Poster Abstracts. Advanced Computer Architecture and Compilation for Embedded Systems, 2006.
M. Moreto, Cazorla, F., Ramirez, A., Sakellariou, R., and Valero, M., FlexDCP: a QoS framework for CMP architectures, ACM SIGOPS Operating System Review, Special Issue on the Interaction among the OS, Compilers, and Multicore Processors, vol. 43, no. 2. pp. 0163-5980, 2009.
M. Moreto, Cazorla, F., Ramirez, A., Sakellariou, R., and Valero, M., FlexDCP: a QoS framework for CMP architectures, ACM Operating Systems Review, Special Issue on the Interaction among the OS, Compilers, and Multicore Processors, vol. 43, no. 2. pp. 86-96, 2010.
M. Pericàs, Cristal, A., Cazorla, F., González, R., Jiménez, D., and Valero, M., A Flexible Heterogeneous Multi-Core Architecture, The 2007 International Conference on Parallel Architectures and Compilation Techniques (PACT 2007). Brasov, Romania, pp. 13–24, 2007.
O. Arcas, Sönmez, N., Unsal, O., Cristal, A., and Valero, M., A Flexible Hybrid Transactional Memory Multicore on FPGA, Jornadas de Paralelismo 2011. Servicio de Publicaciones. Universidad de La Laguna, Tenerife, 2011, La Laguna, Tenerife, Spain, pp. 283–289, 2011.
N. Sönmez, Arcas, O., Sayilar, G., Cristal, A., Hur, I., Unsal, O., Singh, S., and Valero, M., From Plasma to BeeFarm: Design Experience of an FPGA-based Multicore Prototype, The 7th International Symposium on Applied Reconfigurable Computing (ARC 2011). Belfast, United Kingdom, pp. 1–10, 2011.
N. Sonmez, Arcas, O., Sayilar, G., Unsal, O., Cristal, A., Hur, I., Singh, S., and Valero, M., From Plasma to BeeFarm: Design Experience of an FPGA-based Multicore Prototype, ARC'11. 2011.
N. Sonmez, Arcas, O., Sayilar, G., Unsal, O., Cristal, A., Hur, I., Singh, S., and Valero, M., From plasma to beefarm: Design experience of an FPGA-based multicore prototype, Reconfigurable Computing: Architectures, Tools and Applications. Springer, pp. 350–362, 2011.
A. Cristal, Llosa, J., Valero, M., and Ortega, D., Future ILP processors, International Journal of High Performance Computing and Networking, vol. 2, pp. 1–10, 2004.
C. Álvarez, Corbal, J., and Valero, M., Fuzzy Memoization for Floating Point Multimedia Applications. IEEE Transactions on Computers, 2005.